A low latency and low power indirect topology for on-chip communication.
PLoS One. 2019 Oct 2;14(10):e0222759. doi: 10.1371/journal.pone.0222759. eCollection 2019.
PLoS One. 2019.
PMID: 31577809
Free PMC article.