A graph placement methodology for fast chip design.
Mirhoseini A, Goldie A, Yazgan M, Jiang JW, Songhori E, Wang S, Lee YJ, Johnson E, Pathak O, Nazi A, Pak J, Tong A, Srinivasa K, Hang W, Tuncer E, Le QV, Laudon J, Ho R, Carpenter R, Dean J.
Mirhoseini A, et al.
Nature. 2021 Jun;594(7862):207-212. doi: 10.1038/s41586-021-03544-w. Epub 2021 Jun 9.
Nature. 2021.
PMID: 34108699